Universal, Scalable Factorized Power Architecture for New Processors and Memory Loads
Presenter: Stephen Oliver, Vice President, Marketing & Sales, V•I Chip, Vicor CorporationWednesday, May 19
1:35-2:05 pm, Gibson
 View the Presentation |
High Performance Computing (HPC) processors and memory loads continue to increase power demands at lower voltages while performance density and total cost of ownership challenges increase. Efficient high voltage (AC or DC) distribution and power conversion to the loads - whether power processors, graphic processing units, x86 systems, memory or solid-state storage - are essential to maximize data center metrics such as MegaFLOPS / Watt or PUE. This presentation highlights Factorized Power Architecture solutions for the latest HPC systems, converting from high voltage to sub-1V loads.